



## Statement of Volatility – Dell EMC PowerEdge R6525

Dell EMC PowerEdge R6525 contains both volatile and non-volatile (NV) components. Volatile components lose their data immediately upon removal of power from the component. Non-volatile components continue to retain their data even after the power has been removed from the component. Components chosen as user-definable configuration options (those not soldered to the motherboard) are not included in the Statement of Volatility. Configuration option information (pertinent to options such as microprocessors, remote access controllers, and storage controllers) is available by component separately. The following NV components are present in the PowerEdge R6525 server.

Item	Non-Volatile or Volatile	Quantity	Reference Designator	Size
<b>Planar</b>				
BIOS Password (part of CPU internal CMOS RAM)	Non-Volatile	1	U24	16 bytes (out of 256 bytes used for CPU Internal CMOS RAM)
Primary BIOS SPI Flash	Non-Volatile	1	U514	32 MB
iDRAC SPI Flash	Non-Volatile	1	U217	4 MB
BMC EMMC	Non-Volatile	1	U515	8 GB
CPU VDDCR Regulators	Non-Volatile	2	U477, U480	NA
CPU VSOC Regulators	Non-Volatile	2	U481, U482	NA
CPU Vmem Regulators	Non-Volatile	4	U471, U479, U475, U476	NA
System CPLD RAM	Volatile	1	U_CPLD	240Kb
System CPLD FLASH	Non-Volatile	1	U_CPLD	256Kb
System Memory: RDIMM and LRDIMM	Volatile	Up to 16 per CPU	CPU<2:1>_CH<H:A>_D<1:0>	Up to 256GB per DIMM
Internal USB Key	Non-Volatile	Up to 2	Internal USB board	Varies
CPU	Volatile	1 or 2	U24 / U15	Various
iDRAC DDR	Volatile	1	U_IDRAC9_DRAM1	512Mb
iDRAC	Volatile	1	U_IDRAC	For CPU: 128KB + Registers Co-proc: 64Kb + Registers
Recovery BIOS SPI	Non-Volatile	1	U514	32MB

<b>2 x 2.5" SAS/SATA/PCIe Rear Backplane</b>				
SEP internal flash	Non-Volatile	1	U_47	4Mbit in-chip SPI Serial Flash
Backplane External FRU	Non-Volatile	1	U_47	256 Bytes
<b>4 x 3.5" SAS/SATA Backplane</b>				
SEP internal flash	Non-Volatile	1	U_46	4Mbit in-chip SPI Serial Flash
Backplane External FRU	Non-Volatile	1	U_46	256 Bytes
<b>8 x 2.5" SAS/SATA Backplane</b>				
SEP internal flash	Non-Volatile	1	U_46	4Mbit in-chip SPI Serial Flash
Backplane External FRU	Non-Volatile	1	U_46	256 Bytes
<b>10 x 2.5" Universal SAS/SATA/NVMe Backplane</b>				
SEP internal flash	Non-Volatile	1	U_14	4Mbit in-chip SPI Serial Flash
Backplane FRU	Non-Volatile	1	U_14	256 Bytes
<b>H745 Adapter PERC</b>				
NVSRAM	Non-volatile	1	U1087	128KB
FRU	Non-volatile	1	U1019	256B
SPD	Non-volatile	1	U22	256B
Flash	Non-volatile	1	U1086	16MB
Backup Flash	Non-volatile	1	U1100	8GB
SDRAM	Volatile	9	U1077-U1085	4GB

CPLD	Non-Volatile	1	U1088	64kb
BMU	Non-Volatile	1	U1090	180KB
<b>H745 fPERC</b>				
NVSRAM	Non-volatile	1	U1087	128KB
FRU	Non-volatile	1	U1019	2KB
SPD	Non-volatile	1	U22	2KB
Flash	Non-volatile	1	U1086	16MB
Backup Flash	Non-volatile	1	U1100	32Gb
SDRAM	Volatile	5	U1077~U1081	4GB
BMU	Non-Volatile	1	U1090	180KB
MCU (Cordova)	Non-Volatile	1	U1113	8kB
CPLD	Non-Volatile	1	U1088	64kb
<b>H755 Adapter</b>				
NVSRAM	Non-volatile	1	U1087	128KB
FRU	Non-volatile	1	U1019	2KB
SPD	Non-volatile	1	U22	2KB
Flash	Non-volatile	1	U1086	16MB
Backup Flash	Non-volatile	1	U1100	32Gb
SDRAM	Volatile	9	U1077~U1085	8GB
BMU	Non-Volatile	1	U1126	180KB
CPLD	Non-Volatile	1	U1088	64kb
<b>H755 fPERC/H755N fPERC</b>				
NVSRAM	Non-volatile	1	U1087	128KB
FRU	Non-volatile	1	U1019	2KB
SPD	Non-volatile	1	U22	2KB
Flash	Non-volatile	1	U1086	16MB

Backup Flash	Non-volatile	1	U1100	32Gb
SDRAM	Volatile	9	U1077~U1085	8GB
BMU	Non-Volatile	1	U1126	180KB
MCU (Cordova)	Non-Volatile	1	U41	8kB
CPLD	Non-Volatile	1	U1088	64kb
<b>H755 MX</b>				
NVSRAM	Non-volatile	1	U1087	128KB
FRU	Non-volatile	1	U1019	2KB
SPD	Non-volatile	1	U22	2KB
Flash	Non-volatile	1	U1086	16MB
Backup Flash	Non-volatile	1	U1100	32Gb
SDRAM	Volatile	9	U1077~U1085	8GB
BMU	Non-Volatile	1	U1126	180KB
CPLD	Non-Volatile	1	U1088	64kb
<b>HBA345/H345 fPERC</b>				
NVSRAM	Non-volatile	1	U5	1M(128KX8)
FRU	Non-volatile	1	U8	2kb
SPI Flash	Non-volatile	2	U2,U3	16MB/32MB
CPLD	Non-volatile	1	U7	256kb
MCU	Non-volatile	1	U41	8kB
<b>HBA345/H345 fPERC</b>				
NVSRAM	Non-volatile	1	U5	1M(128KX8)
FRU	Non-volatile	1	U8	2kb
SPI Flash	Non-volatile	2	U2,U3	16MB/32MB
CPLD	Non-volatile	1	U7	256kb
<b>HBA355 fPERC</b>				
FRU	Non-volatile	1	U5	2kb

SPI Flash	Non-volatile	1	U2	16MB
CPLD	Non-volatile	1	U23	256kbit
MCU	Non-volatile	1	U41	8kB
<b>HBA355i/HBA355e Adapter/HBA355i MX</b>				
FRU	Non-volatile	1	U5	2kb
SPI Flash	Non-volatile	1	U2	16MB
CPLD	Non-volatile	1	U23	256kbit
<b>Left Status CP</b>				
Microcontroller	Non-Volatile	1	U_TINY	8KB
<b>Left Titan2</b>				
Microcontroller	Non-Volatile	1	USAM7	32Mb
<b>TPM</b>				
Trusted Platform Module (TPM)	Non-Volatile	1	U2	128 Bytes
<b>Right FIO 1U Package 1</b>				
SPI Flash	Non-Volatile	1	U2	32 Mb
<b>IDSDM</b>				
iDSDM (uSD1, uSD2)	Non-Volatile	2	J1, J2	16GB, 32GB, 64GB
SPI Flash	Non-Volatile	1	U2	1MB
<b>BOSS</b>				
SPI FLASH	Non-Volatile	1	U17	8MB
FRU	Non-Volatile	1	U_BOSS_EEPROM1	2K
<b>LCD Bezel</b>				
Microcontroller	Non-Volatile	1	IC1	256KB
<b>PSU</b>				
<b>DELTA 800W PSU</b>				
MCU	Non-volatile	2	IC805, IC703	64KB

EEPROM	Non-volatile	1	IC601	2KB
<b>ARTESYN 800W PSU</b>				
Primary MCU	Non-volatile	1	U317	64KB
Secondary MCU	Non-volatile	1	U315	128KB
DCDC MCU	Non-volatile	1	U301	32KB
<b>Liteon 800W PSU</b>				
Primary MCU	Non-volatile	1	IC050	64K
Secondary MCU	Non-volatile	1	IC900	128K
<b>LOM</b>				
SPI FLASH	Non-volatile	1	U_LOM	8MB
<b>1U R1A</b>				
MCU	Non-volatile	1	U1	8kB
<b>R2A</b>				
MCU	Non-volatile	1	U1	8kB
<b>R2B</b>				
MCU	Non-volatile	1	U1	8kB
<b>1U R3A</b>				
MCU	Non-volatile	1	U1	8kB
<b>1U R4D</b>				
MCU	Non-volatile	1	U1	8kB
<b>STD/LC RIO</b>				
MCU	Non-volatile	1/1	U6	8kB

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
<b>Planar</b>			

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
BIOS Password (part of CPU internal CMOS RAM)	Battery-backed CMOS RAM	Yes	Password to change BIOS settings
Primary BIOS SPI Flash	SPI Flash	No	Boot code
iDRAC SPI Flash	SPI Flash	No	iDRAC Uboot (bootloader)
BMC EMMC	eMMC NAND Flash	No	Operational iDRAC FW, Lifecycle Controller (LC) USC partition, LC service diags, LC OS drivers, USC firmware
CPU VDDCR Regulators	ROM	No	Operational parameters
CPU VSOC Regulators	ROM	No	Operational parameters
CPU Vmem Regulators	ROM	No	Operational parameters
System CPLD RAM	FLASH	No	Not utilized
System CPLD FLASH	RAM	No	Power on System Firmware
System Memory: RDIMM and LRDIMM	DRAM	Yes	System OS RAM
Internal USB Key	Flash	Yes	General purpose USB key drive
CPU	Cache + registers	Yes	Processor cache + registers
iDRAC DDR	DRAM	No	iDRAC local memory
iDRAC	Cache + registers	No	Processor cache + registers
Recovery BIOS SPI	SPI Flash	No	Recovery image
<b>2 x 2.5" SAS/SATA/PCIe Rear Backplane</b>			
SEP internal flash	Integrated Flash+EEPROM	No	Firmware + FRU
Backplane External FRU	I2C EEPROM	No	FRU

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
<b>4 x 3.5" SAS/SATA Backplane</b>			
SEP internal flash	Integrated Flash+EEPROM	No	Firmware + FRU
Backplane External FRU	I2C EEPROM	No	FRU
<b>8 x 2.5" SAS/SATA Backplane</b>			
SEP internal flash	Integrated Flash+EEPROM	No	Firmware + FRU
Backplane External FRU	I2C EEPROM	No	FRU
<b>10 x 2.5" Universal SAS/SATA/NVMe Backplane</b>			
SEP internal flash	Integrated Flash+EEPROM	No	Firmware + FRU
Backplane FRU	I2C EEPROM	No	FRU
<b>H745 Adapter PERC</b>			
NVSRAM	NVSRAM	No	Configuration data
FRU	EEPROM	No	Card manufacturing information
SPD	EEPROM	No	Memory configuration data
Flash	Flash	No	Card firmware
Backup Flash	Backup Flash	No	Holds cache data during power loss
SDRAM	SDRAM	No	Cache for HDD I/O
CPLD	Flash	No	Power sequencing and Cache Offload
<b>H745 fPERC</b>			
NVSRAM	NVSRAM	No	Configuration data
FRU	EEPROM	No	Card manufacturing information
SPD	EEPROM	No	Memory configuration data
Flash	SPI Flash	No	Card firmware



Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
CPLD	Flash	No	Power sequencing and Cache Offload
Backup Flash	Backup Flash	No	Holds cache data during power loss
SDRAM	SDRAM	No	Cache for HDD I/O
MCU	EEPROM	No	PCIe Bifurcation information to system iDRAC
<b>H755 Adapter, H755 MX</b>			
NVSRAM	NVSRAM	No	Configuration data
FRU	EEPROM	No	Card manufacturing information
SPD	EEPROM	No	Memory configuration data
Flash	Flash	No	Card firmware
Backup Flash	Backup Flash	No	Holds cache data during power loss
SDRAM	SDRAM	No	Cache for HDD I/O
CPLD	Flash	No	Power sequencing and Cache Offload
<b>H755/H755N fPERC</b>			
NVSRAM	NVSRAM	No	Configuration data
FRU	EEPROM	No	Card manufacturing information
SPD	EEPROM	No	Memory configuration data
Flash	SPI Flash	No	Card firmware
CPLD	Flash	No	Power sequencing and Cache Offload
Backup Flash	Backup Flash	No	Holds cache data during power loss
SDRAM	SDRAM	No	Cache for HDD I/O
MCU	EEPROM	No	PCIe Bifurcation information to system iDRAC
<b>HBA345/H345 fPERC</b>			
NVSRAM	NVSRAM	No	Configuration data
FRU	EEPROM	No	Card manufacturing information

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
SPD	EEPROM	No	Memory configuration data
Flash	SPI Flash	No	Card firmware
CPLD	Flash	No	Power sequencing and Cache Offload
Backup Flash	Backup Flash	No	Holds cache data during power loss
SDRAM	SDRAM	No	Cache for HDD I/O
MCU	EEPROM	No	PCIe Bifurcation information to system iDRAC
<b>HBA345/H345 fPERC</b>			
NVSRAM	NVSRAM	No	Configuration data
FRU	EEPROM	No	Card manufacturing information
Flash	SPI FLASH	No	Card firmware
CPLD	Flash	No	Power Sequencing
MCU	EEPROM	No	PCIe Bifurcation information to system iDRAC
<b>HBA345/H345 Adapter</b>			
NVSRAM	NVSRAM	No	Configuration data
FRU	EEPROM	No	Card manufacturing information
Flash	SPI FLASH	No	Card firmware
CPLD	Flash	No	Power Sequencing
<b>HBA355i/HBA355e/HBA350i MX Adapter</b>			
FRU	EEPROM	No	Card manufacturing information
Flash	SPI FLASH	No	Card firmware
CPLD	Flash	No	Power Sequencing
<b>HBA355 fPERC</b>			
FRU	EEPROM	No	Card manufacturing information
Flash	SPI FLASH	No	Card firmware
CPLD	Flash	No	Power Sequencing
MCU	EEPROM	No	PCIe Bifurcation information to system iDRAC

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
<b>Left Status CP</b>			
Microcontroller	Flash	No	Driving Health and Status LED
<b>Left Titan2</b>			
Microcontroller	SPI Flash	No	For field maintenance. Have License, Service Tag and system information. Driving health and status LEDs
<b>TPM</b>			
Trusted Platform Module (TPM)	EEPROM	Yes	Storage of encryption keys
<b>Right FIO 1U Package 1</b>			
SPI Flash	SPI Flash	No	EasyRestore functionality: contains Service Tag, Copy of SEL logs
<b>IDSDM</b>			
iDSDM (uSD1, uSD2)	NAND Flash	Yes	Provides mass storage
SPI Flash	SPI Flash	SPI flash is only indirectly connected to iDRAC. iDRAC can read any address in the SPI flash, but may only write the primary firmware storage area as a part of a firmware update procedure.	Boot firmware storage, configuration and state data for IDSDM.
<b>BOSS</b>			
SPI FLASH	FLASH EEPROM	No	Boot code, FW
FRU	FLASH EEPROM	No	Card manufacturing information
<b>LCD Bezel</b>			
Microcontroller	Internal Flash	No	bootloader and s/w implementation of LCD command set

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
<b>PSU</b>			
MCU	Internal Flash	Yes	Boot code, FW
FRU	EEPROM	No	PSU information
<b>LOM</b>			
SPI FLASH	SPI Flash EEPROM	Yes	Firmware
<b>R1A</b>			
MCU	Flash ROM	No	Riser information
<b>R2A</b>			
MCU	Flash ROM	No	Riser information
<b>R2B</b>			
MCU	Flash ROM	No	Riser information
<b>R3A</b>			
MCU	Flash ROM	No	Riser information
<b>R4D</b>			
MCU	Flash ROM	No	Riser information
<b>STD/LC RIO</b>			
MCU	Flash ROM	No	Rear IO information

Item	How is data input to this memory?	How is this memory write protected?
<b>Planar</b>		
BIOS Password (part of CPU internal CMOS RAM)	Keyboard	N/A – BIOS only control
Primary BIOS SPI Flash	SPI interface via CPU	Software write protected
iDRAC SPI Flash	SPI interface via iDRAC	Embedded iDRAC subsystem firmware actively controls sub area based write protection as needed.
BMC EMMC	NAND Flash interface via iDRAC	Embedded FW write protected
CPU VDDCR Regulators	Programmed at factory via I2C	No write protect
CPU VSOC Regulators	Programmed at factory via I2C	No write protect
CPU Vmem Regulators	Programmed at factory via I2C	No write protect
System CPLD RAM	Not utilized	Not accessible
System CPLD FLASH	Firmware update	BIOS Security Protocols
System Memory: RDIMM and LRDIMM	System OS	OS Control
Internal USB Key	USB interface via CPU. Accessed via system OS	No write protect
CPU	Various	Various
iDRAC DDR	iDRAC Firmware	No write protect
iDRAC	iDRAC Firmware	No write protect
Recovery BIOS SPI	SPI interface via iDRAC	No write protect
<b>2 x 2.5" SAS/SATA/PCIe Rear Backplane</b>		
SEP internal flash	I2C interface via iDRAC	Program write protect bit
Backplane External FRU	Programmed at ICT during production.	No write protect
<b>4 x 3.5" SAS/SATA Backplane</b>		
SEP internal flash	I2C interface via iDRAC	Program write protect bit
Backplane External FRU	Programmed at ICT during production.	No write protect
<b>8 x 2.5" SAS/SATA Backplane</b>		
SEP internal flash	I2C interface via iDRAC	Program write protect bit

Item	How is data input to this memory?	How is this memory write protected?
Backplane External FRU	Programmed at ICT during production.	No write protect
<b>10 x 2.5" Universal SAS/SATA/NVMe Backplane</b>		
SEP internal flash	I2C interface via iDRAC	Program write protect bit
Backplane External FRU	Programmed at ICT during production.	No write protect
<b>H745 Adapter PERC</b>		
NVSRAM	ROC writes configuration data to NVSRAM	no write protect. Not visible to Host Processor
FRU	Programmed at ICT during production.	no write protect
SPD	Pre-programmed before assembly	no write protect. Not visible to Host Processor
Flash	Pre-programmed before assembly. Can be updated using Dell/LSI tools	no write protect. Not visible to Host Processor
Backup Flash	FPGA backs up DDR data to this device in case of a power failure	no write protect. Not visible to Host Processor
SDRAM	ROC writes to this memory - using it as cache for data IO to HDDs	no write protect. Not visible to Host Processor
<b>H330 PERC</b>		
NVSRAM	ROC writes configuration data to NVSRAM	no write protect. Not visible to Host Processor
FRU	Programmed at ICT during production.	no write protect
SPD	Pre-programmed before assembly	no write protect. Not visible to Host Processor
Flash	Pre-programmed before assembly. Can be updated using Dell/LSI tools	no write protect. Not visible to Host Processor
Backup Flash	FPGA backs up DDR data to this device in case of a power failure	no write protect. Not visible to Host Processor
SDRAM	ROC writes to this memory - using it as cache for data IO to HDDs	no write protect. Not visible to Host Processor
<b>HBA345/H345</b>		
NVSRAM	ROC writes configuration data to NVSRAM	no write protect. Not visible to Host Processor

Item	How is data input to this memory?	How is this memory write protected?
FRU	Programmed at ICT during production.	no write protect
Flash	Pre-programmed before assembly. Can be updated using Dell/LSI tools	no write protect. Not visible to Host Processor
<b>Left Status CP</b>		
Microcontroller	I2C via iDRAC	Hardware strapping
<b>Left Titan2</b>		
Microcontroller	SPI interface via iDRAC	Hardware strapping
<b>TPM</b>		
Trusted Platform Module (TPM)	Using TPM Enabled operating systems	SW write protected
<b>Right FIO 1U Package 1</b>		
SPI Flash	SPI interface from iDRAC to Right Cntl Panel	Embedded iDRAC subsystem firmware actively controls sub area based write protection as needed.
<b>IDSDM</b>		
iDSDM (uSD1, uSD2)	device resides in host domain; they are exposed to the user via an internally connected, non-removable USB mass storage device	physical write protect switch on ACE card
SPI Flash	User can initiate a firmware update of the IDSDM device.	There is no mechanism provided to iDRAC to write any SPI NOR area outside of the primary IDSDM firmware region.
<b>BOSS</b>		
SPI FLASH	By programming the image via firmware update process	N/A
TFRU	During Manufacturing, by programming the image via firmware update process.	N/A
	During runtime, by I2C Proprietary Command Protocol	
<b>LCD Bezel</b>		
Microcontroller	Updated as part of secure iDRAC software update. Configuration parameters can change only as part of iDRAC update	Writes are only allowed as part of secure iDRAC update

Item	How is data input to this memory?	How is this memory write protected?
<b>PSU</b>		
MCU	The data is flash via Dell Update Package(DUP)	SW write protected
FRU	During Manufacturing, by programming the image via firmware update process	SW write protected
<b>LOM</b>		
SPI FLASH	The data is flash via Dell Update Package(DUP)	Reserving write protection function for HW design.
<b>R1A</b>		
MCU	The data is flash via iDRAC auto update	No write protect. Not visible to Host Processor
<b>R2A</b>		
MCU	The data is flash via iDRAC auto update	No write protect. Not visible to Host Processor
<b>R2B</b>		
MCU	The data is flash via iDRAC auto update	No write protect. Not visible to Host Processor
<b>R3A</b>		
MCU	The data is flash via iDRAC auto update	No write protect. Not visible to Host Processor
<b>R4D</b>		
MCU	The data is flash via iDRAC auto update	No write protect. Not visible to Host Processor
<b>STD/LC RIO</b>		
MCU	The data is flash via iDRAC auto update	No write protect. Not visible to Host Processor



**NOTE:** For any information that you may need, direct your questions to your Dell Marketing contact.

Copyright © 2019 Dell Inc. or its subsidiaries. All Rights Reserved.

Dell, EMC, and other trademarks are trademarks of Dell Inc. or its subsidiaries. Other trademarks may be trademarks of their respective owners.